Skip to content
GitLab
Projects Groups Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
  • D dynamorio
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Issues 1,467
    • Issues 1,467
    • List
    • Boards
    • Service Desk
    • Milestones
  • Merge requests 44
    • Merge requests 44
  • CI/CD
    • CI/CD
    • Pipelines
    • Jobs
    • Schedules
  • Deployments
    • Deployments
    • Environments
    • Releases
  • Packages and registries
    • Packages and registries
    • Package Registry
    • Infrastructure Registry
  • Monitor
    • Monitor
    • Incidents
  • Analytics
    • Analytics
    • Value stream
    • CI/CD
    • Repository
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • Activity
  • Graph
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
Collapse sidebar
  • DynamoRIO
  • dynamorio
  • Merge requests
  • !5569

i#3544 RISC-V, part 2: Add opcode and instr macros

  • Review changes

  • Download
  • Email patches
  • Plain diff
Merged Administrator requested to merge i3544-riscv64-opcode-and-instr-macros into master Jul 19, 2022
  • Overview 52
  • Commits 4
  • Pipelines 0
  • Changes 9

Created by: semihalf-kardach-stanislaw

Add minimal opcode, operand and instruction generation macro definitions to enable the rest of the code to compile.

NOTE: This code is not validated and mostly contains stubs as the main point was to achieve compilation and estimate the effort required for the port. Some of the trivial logic has been implemented though.

Issue: #3544

Assignee
Assign to
Reviewers
Request review from
Time tracking
Source branch: i3544-riscv64-opcode-and-instr-macros