Skip to content
GitLab
Projects Groups Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
  • D dynamorio
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Issues 1,467
    • Issues 1,467
    • List
    • Boards
    • Service Desk
    • Milestones
  • Merge requests 44
    • Merge requests 44
  • CI/CD
    • CI/CD
    • Pipelines
    • Jobs
    • Schedules
  • Deployments
    • Deployments
    • Environments
    • Releases
  • Packages and registries
    • Packages and registries
    • Package Registry
    • Infrastructure Registry
  • Monitor
    • Monitor
    • Incidents
  • Analytics
    • Analytics
    • Value stream
    • CI/CD
    • Repository
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • Activity
  • Graph
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
Collapse sidebar
  • DynamoRIO
  • dynamorio
  • Issues
  • #4403
Closed
Open
Issue created Aug 12, 2020 by Derek Bruening@derekbrueningContributor

drmemtrace address elision ignoring non-memref writes, leading to incorrect addresses

PR #3977 for #2001 put in elision of recorded addresses we can deduce in post-processing. But it turns out that non-memory-accessing instructions are not properly considered when looking at register mods. The tool.drcacheoff.burst_traceopts test which compares an optimized to un-optimized trace is just missing this pattern of modification.

I made a tool to measure how often this happens and the ratio on most apps is about 1 in 500 data addresses being wrong (typically they'll be off by some small constant depending on the reg mod in between).

Assignee
Assign to
Time tracking